Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Iteration limit reached

NEwton826
Beginner
223 Views

I have wrote a code for UART using FSM.I am getting the above error when I am using VWF .I known the part of the code that is causing the problem. TX_DATA_BITS. But can't understand why.

Please help me regarding it .

Thank you

0 Kudos
3 Replies
sstrell
Honored Contributor II
193 Views

Can you show the full error message and a screenshot of your waveform?  My guess is that add_count is going to 8 in the combinatorial logic before it is reset, which would exceed the number of bits in S.

NEwton826
Beginner
184 Views

@sstrell 

Here is the error pic.

I don't think going to 8 is possible in my code because at 7 I reset it . 

RichardTanSY_Intel
139 Views

Have you try to simulate it using the Modelsim Intel FPGA Edition and check if the issue persist?  

 

Reply