Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Iteration limit reached

NEwton826
Beginner
329 Views

I have wrote a code for UART using FSM.I am getting the above error when I am using VWF .I known the part of the code that is causing the problem. TX_DATA_BITS. But can't understand why.

Please help me regarding it .

Thank you

0 Kudos
3 Replies
sstrell
Honored Contributor III
299 Views

Can you show the full error message and a screenshot of your waveform?  My guess is that add_count is going to 8 in the combinatorial logic before it is reset, which would exceed the number of bits in S.

NEwton826
Beginner
290 Views

@sstrell 

Here is the error pic.

I don't think going to 8 is possible in my code because at 7 I reset it . 

RichardTanSY_Intel
245 Views

Have you try to simulate it using the Modelsim Intel FPGA Edition and check if the issue persist?  

 

Reply