Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16970 Discussions

JTAG pins constraints (18.1)

RZhen11
New Contributor I
‎08-01-2020 06:05 AM
1,779 Views
Solved Jump to solution

I have a project once had no constraint warning. Then I enabled dynamic reconfiguration ports for Transceiver toolkit.

Since then, every compile show unconstrained warning for:

altera_reserved_ntrst

altera_reserved_tdi

altera_reserved_tms

altera_reserved_tdo

 

Indeed, I have not specified anywhere about these pins. Similar source code in previous revisions when there is no such warnings.

In a newly created project, I have the same Unconstrained Paths warnings.

I am curious, do I have to constraint JTAG pins? 

 

0 Kudos
1 Solution

Link Copied

1 Reply
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.