Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14947 Discussions

JTAG pins constraints (18.1)

RZhen11
New Contributor I
239 Views

I have a project once had no constraint warning. Then I enabled dynamic reconfiguration ports for Transceiver toolkit.

Since then, every compile show unconstrained warning for:

altera_reserved_ntrst

altera_reserved_tdi

altera_reserved_tms

altera_reserved_tdo

 

Indeed, I have not specified anywhere about these pins. Similar source code in previous revisions when there is no such warnings.

In a newly created project, I have the same Unconstrained Paths warnings.

I am curious, do I have to constraint JTAG pins? 

 

0 Kudos
1 Solution
1 Reply
Reply