Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15548 Discussions

LUT mask in arithmetic mode LE

wayne
Beginner
322 Views

When LE is in arithmetic mode it is not clear how the mask is calculated. In theory, Carry Equation should determine the generation of the carry bit, and Sum Equation determine the bit of the sum. However, in my experience, Sum Equation duplicates the first byte of Carry Equation.

 

Безымянный.jpg

 

The screenshot shows one of the LE adders.

According to my calculations, the Carry Equation should be

(A&B) # ((A # B) & C) therefore the Carry LUT mask should be E8E8.

However, in the screenshot i see a completely different result.

 

 

 

0 Kudos
2 Replies
RichardTanSY_Intel
147 Views

Hi, could you try to simulate in Modelsim and check whether the function works or not?

wayne
Beginner
147 Views

Probably have to do so, but it is strange that there is no detailed information on this problem anywhere.

It’s still not clear why Sum Equation repeats the first bit of Carry Equation

Reply