Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16920 Discussions

MAX10 GPIO Lite DDR Output cant be simulated in questa

RRoze1
Beginner
925 Views

​using questa 2019.1

after running

vopt -reportprogress 300 tb_top "+acc=npr3" -o mydesign_opt -L fiftyfivenm_ver -L altera_mf_ver -L altera_ver -L lpm_ver -L altera_lnsim_ver 

 

I got error

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

# ** Error: C:/tools/intelFPGA/17.0/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v(38): in protected region

 

this is only for using ddio_out for MAX10 GPIO .

the ddio_in is simulated OK .

I compiled all the lib needed.

 

help will be welcome

Rami

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
716 Views

Hi ,

Can you please check all the libraries got correctly.

0 Kudos
AKuma235
Beginner
716 Views

MAX10 GPIO Lite DDR Output cant be simulated in modelsim 10.1d. It is showing same problem that is showed aboved.

Please give solution for it.

 

Thanks

0 Kudos
Reply