Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15332 Discussions

MAX10 fiftyfivenm Gate level Simulation ** Error: (vsim-3033) and no timing simulation.

BrianHG
New Contributor I
315 Views

Hello,

I'm using Quartus 20.1.  I have a design which I wish to inspect and verify the gate level simulation.  I have no trouble with a CycloneIV FPGA, but with Max10, once modelsim starts up, it gives me this error:

# Loading fiftyfivenm_ver.fiftyfivenm_pll
# Loading fiftyfivenm_ver.fiftyfivenm_m_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_n_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_scale_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_ddio_in
# Loading fiftyfivenm_ver.fiftyfivenm_ddio_out
# Loading fiftyfivenm_ver.fiftyfivenm_routing_wire
# Loading fiftyfivenm_ver.fiftyfivenm_mux21
# Loading fiftyfivenm_ver.fiftyfivenm_ddio_oe
# ** Error: (vsim-3033) Instantiation of 'fiftyfivenm_termination' failed. The design unit was not found.
# Time: 0 ps Iteration: 0 Instance: /BrianHG_DDR3_DECA_test1_top_tb/BHG_DDR3_DECA_test1_top File: BrianHG_DDR3_DECA_test1_top.svo Line: 56658
# Searched libraries:
# C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
# C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
# C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/fiftyfivenm
# C:/altera/Qdesigns/BrianHG_DDR3_DECA_test1/simulation/modelsim/gate_work
# C:/altera/Qdesigns/BrianHG_DDR3_DECA_test1/simulation/modelsim/gate_work
# Loading fiftyfivenm_ver.fiftyfivenm_pseudo_diff_out
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Error loading design
# Error: Error loading design

 

Is there something I am missing?  The FPGA does compile and it does RTL simulate.

 

0 Kudos
1 Reply
SyafieqS
Moderator
288 Views
Reply