Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15549 Discussions

ModelSim 6.1g display problem

Altera_Forum
Honored Contributor II
1,056 Views

I have downloaded and installed ModelSim-Altera 6.1g (Quartus II 8.0sp1) Web Edition. The installation package is named as "80sp1_modelsim_ae_free.exe". 

 

I've got a trouble with using $display system task in my Verilog project. 

 

After running vsim I can folow my code step-by-step and even build a waveform. All signals take correct values. The only problem is that $display commands do not work: no statements appear in the transcript pane! 

 

Any help is welcome.
1 Reply
AlexanderTom
Beginner
252 Views

encountered the same problem, can somebody help?

Reply