Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15549 Discussions

Modelsim-altera starter - Instantiation of 'dcfifo' failed. The design unit was not f

Altera_Forum
Honored Contributor II
1,361 Views

I am compiling the existence codes and found dcfifo, pll component are instantiated there. 

here is the dcfifo codes in side module. 

 

dcfifo dcfifo_component ( 

.rdclk (rdclk), 

.wrclk (wrclk), 

.wrreq (wrreq), 

.aclr (aclr), 

.data (data), 

.rdreq (rdreq), 

.wrfull (sub_wire0), 

.q (sub_wire1), 

.rdempty (sub_wire2), 

.wrusedw (sub_wire3), 

.rdusedw (sub_wire4), 

.rdfull (), 

.wrempty ()); 

defparam 

dcfifo_component.intended_device_family = "Cyclone V", 

dcfifo_component.lpm_hint = "RAM_BLOCK_TYPE=M10K", 

dcfifo_component.lpm_numwords = 512, 

dcfifo_component.lpm_showahead = "OFF", 

dcfifo_component.lpm_type = "dcfifo", 

dcfifo_component.lpm_width = 16, 

dcfifo_component.lpm_widthu = 9, 

dcfifo_component.overflow_checking = "ON", 

dcfifo_component.rdsync_delaypipe = 4, 

dcfifo_component.read_aclr_synch = "OFF", 

dcfifo_component.underflow_checking = "ON", 

dcfifo_component.use_eab = "ON", 

dcfifo_component.write_aclr_synch = "OFF", 

dcfifo_component.wrsync_delaypipe = 4; 

endmodule 

 

 

Should I generate them(dcfifo and pll)? 

any procedure to compile them after generation ? 

 

Instantiation of 'altera_pll' failed. The design unit was not found. 

Instantiation of 'dcfifo' failed. The design unit was not found. 

 

Regards 

Vraifluss
0 Kudos
1 Reply
Kris
Novice
539 Views

You might end up here if you're trying to figure how to simply use Altera libraries in your simulation.

Add the -L <library> name like below.

vsim -t 100ps -L altera_mf_ver -L altera_mf work.Example_Fifo_tb 

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

Reply