Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
15663 Discussions

Module removal by compilation optimization

mappy5
Beginner
723 Views

I want to synthesize soft CPU IP by itself and evaluate resources.

I created a TOP wrapper to implement a CPU module.
However, when I look at the compilation result, I can't find the CPU module I implemented.
When I check the Registers Removed During Synthesis in the compile log, I see a lot of registers.

I tried the option to disable optimization, but it didn't work.
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF

Is there any other way to prevent the module from being removed by compilation optimization?

0 Kudos
8 Replies
skyjuice
Employee
713 Views

Which Quartus version are you using? The latest 21.3 has a new report called 'Hierarchies Optimized Away During Sweep" that includes the details on what is optimized away alongside with the reasons.

mappy5
Beginner
695 Views

hi skyjuice 

Quartus version :20.3 build 158 pro edition 

I will install 21.3 and try it. 

SyafieqS
Moderator
703 Views
mappy5
Beginner
695 Views

Hi

There are 3147400 deleted registers.

Do I need to add a pragma to Verilog for everything?

sstrell
Honored Contributor III
694 Views

Is your design or this soft CPU you mention (Nios?) not connected to any I/O?  That is a lot getting optimized away.  What does the report mentioned indicate?

If you're not connected to I/O pins, add Virtual Pin assignments in the Assignments Editor to prevent unconnected logic from getting optimized away.

mappy5
Beginner
680 Views

CPU was released by the 3rd vendor.

I created a Top wrapper that outputs the IO of the CPU Top module to the FPGA pin.

However, since the number of CPU IOs is large for FPGA pins, some inputs are input from registers.

sstrell
Honored Contributor III
627 Views

So can you answer the question I asked?  What exactly does the report indicate is getting optimized away?  And have you tried adding virtual pin assignments?

SyafieqS
Moderator
534 Views

Hi,


Are you able to implement the synthesis attribute to avoid the register from being optimized?


Reply