Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Mux for INOUT ports

Altera_Forum
Honored Contributor II
1,692 Views

NT - please delete

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
87 Views

And what problems are you having?

Altera_Forum
Honored Contributor II
87 Views

 

--- Quote Start ---  

And what problems are you having? 

--- Quote End ---  

 

 

Sorry, I forgot to write... Both ports appear to not send or receive any data if I use the mux.
Altera_Forum
Honored Contributor II
87 Views

have you simulated the design? does it work? have you tried signaltap to investigate the situation and see if all control is as you expected?

Altera_Forum
Honored Contributor II
87 Views

 

--- Quote Start ---  

have you simulated the design? does it work? have you tried signaltap to investigate the situation and see if all control is as you expected? 

--- Quote End ---  

 

 

Yes, seems to be working on the simulation, but I didn't try the signaltap. I used only a few times some years ago, so I need to re-learn about it.
Reply