Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

NEC Infrared Transmission Protocol Simulation

Altera_Forum
Honored Contributor II
1,436 Views

Hi, how can I simulate a NEC Infrared Transmission Protocol precisely in a vector waveform file without doing it manually. 

 

This is the Infrared transmission done manually with the help of time bar. It’s long to do and not precise. 

 

http://www.alteraforum.com/forum/image/png;base64,iVBORw0KGgoAAAANSUhEUgAAA4kAAAAUCAIAAACvXO8CAAAFrklEQVR4nO2dy3XjMAxF0YFTjxapJkd1aJ+NS1AFWWqdDlKAm3AHnIUcjcIPwJ8JWXxvMceyqQcYFOkb+DNklDTPMxFpRT+U5nl+kvP9fl//XTXP88fHx5Ni6QqXknoF1BNQFyrQuXABoAJQLdFdSWDTTY3Z9Pv7Wzyx1phmVtuldKisYAUrWMEKVrCCVaoV2FRfYNMqbEq9S6Hs+zHuFPydIDbd4gHeiuwzZ05/bIXp/k6GXAWscK5iQvBW...UVORK5CYII=  

 

 

Logical '0' – a 562.5µs pulse burst followed by a 562.5µs space, with a total transmit time of 1.125ms 

Logical '1' – a 562.5µs pulse burst followed by a 1.6875ms space, with a total transmit time of 2.25ms 

 

 

http://techdocs.altium.com/sites/default/files/wiki_attachments/212919/NECMessageFrame.png  

 

Thanks, 

Dylan Meng
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
713 Views

This kind of thing would be much easier to generate in an HDL testbench rather than a vector waveform

0 Kudos
Altera_Forum
Honored Contributor II
713 Views

ok, I will try HDL testbench 

 

Thanks, 

Dylan Meng
0 Kudos
Reply