- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I am using Quartus lite to work with the Audrino Vidor which includes a Cyclone 10 FPGA and am trying to get a sample project working [1].
After compiling i get an error that one of the IPs referenced isn't known and that it needs to be added to the path.
I found a number of IPs for the Audrino i got from a github, and saved in a local folder, but can't figure out how to add these to the known IPs.
I noticed some global and local path settings for IP, but adding the folder in both of them doesn't recognize them.
Any guidance to get them added is much appreciated.
thank you,
Dan
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What is the exact error you are getting?
What is the file format of the IP? HDL code in .v or .vhdl? How are you instantiating the IP in your design?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you for your reply.
The error message i got was that the system PLL was not found. I later found for the Vidor board a system_pll ip files (system_pll.ppf, system_pll.qip, system_pll.v) on a git and simply copied those files into the working directory of the project. This worked to get the error disappear.
thanks,
Dan
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Dan,
Thanks for sharing your solution. I shall close this thread. Feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
Regards,
Nurina
P/S: If you like my comment, feel free to give Kudos. If my comment solved your problem, feel free to accept my comment as solution!

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page