Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

OpenCL: Multiple outputs?

Altera_Forum
Honored Contributor II
856 Views

Is it possible to have multiple outputs from an OpenCL kernel? 

 

I get the following error message when I attempt it: 

Errors in HDL component specification file:Error in 'mm.xml', line 75 

Expected element <OUTPUT> to appear exactly once. 

 

I am creating RTL kernels and would like to return status, version info sideband to the memory interface. 

 

Thanks, systom
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
126 Views

I can't even get 1 output to work when I use explicit AVALON_MEM ports.

Reply