Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15546 Discussions

PCIe HIP clocking regression on Stratix 10 MX in Quartus Prime Pro 22.2

alexforencich
Novice
412 Views

I just installed Quartus Prime Pro 22.2 (upgrading from 21.3) and I have run in to a strange issue with the H-tile PCIe IP core.  I have the core configured for 512 bits and 16 lanes.

In 21.3, all of the clocks are listed correctly in the timing report. Under "setup summary", there are 5 clocks listed. 

In 22.2, all of the PCIe clocks are missing from the timing report, with only 3 clocks listed under "setup summary".  Interestingly, they are listed in the "clocks" section, but the frequency of the three HIP iopll outputs are incorrect (10/1/1 ns instead of 40/4/4 ns).  Another oddity is that there are also no unconstrained paths.  I tried recreating the IP core from scratch and rebuilding, but the result was the same, so this seems to be some sort of issue within Quartus itself.

I am currently downloading 21.4 and 22.1 to try to isolate what version of Quartus introduced this regression.

 

Clocks listed in 21.3 under "setup summary":

  • pcie_hip_inst|pcie_s10_hip_ast_0|altera_avst512_iopll|altera_ep_g3x16_avst512_io_pll_s10_outclk0
  • pcie_hip_inst|pcie_s10_hip_ast_0|altera_pcie_s10_hip_ast_pipen1b_inst|altera_pcie_s10_hip_ast_pllnphy_inst|g_phy_g3x16.phy_g3x16|phy_g3x16|xcvr_hip_native|ch0
  • altera_int_osc_clk
  • ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk
  • clk_sys_100m

Clocks listed in 22.2 under "setup summary":

  • altera_int_osc_clk
  • ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk
  • clk_sys_100m

 

Has anyone else run in to this issue?  Are there any known workarounds?

 

Edit: it appears that the 256 bit, 8 lane version is also affected, with the missing clock being pcie_hip_inst|pcie_s10_hip_ast_0|altera_pcie_s10_hip_ast_pipen1b_inst|altera_pcie_s10_hip_ast_pllnphy_inst|g_phy_g3x8.phy_g3x8|phy_g3x8|xcvr_hip_native|ch0.

14 Replies
alexforencich
Novice
399 Views

I just tested with 22.1, and it behaves the same as 21.3.  So this is definitely a regression introduced in Quartus Prime Pro 22.2.

wchiah
Employee
385 Views

Hi,


Thank you for reaching out.

Just to let you know that Intel has received your support request and I am assigned to work on it.


  1. Can I know which user guide that you are referring on building the IP core from scratch ?
  2. Can I know which design example of H-tile PCie IP that you are doing ? for example AVMM, AVST or DMA ?
  3. Is it possible for you to share the design file here so that we can take a look on it ?


Regards,

Wincent_C_Intel


alexforencich
Novice
366 Views
  1. I wasn't referencing a user guide, I just deleted the core and created a new one from the IP library, configuring the appropriate settings in the parameter editor.  Originally, the core was created via TCL, which was exported from the parameter editor in a previous version of Quartus.  I recreated it manually to rule out any issues in the exported TCL.
  2. It's the AVST core
  3. I suspect that the issue will appear in the AVST example design.  But, I just did some quick testing, and it's also a problem on the 8 lane, 256 bit configuration of the same core, and that design is available here: https://github.com/corundum/corundum/tree/master/fpga/mqnic/S10MX_DK/fpga_10g

Edit: Actually, this design is simpler, and exhibits the same problem: https://github.com/alexforencich/verilog-pcie/tree/master/example/S10MX_DK/fpga

wchiah
Employee
349 Views

Hi Alex,

 

Did you try out either H-Tile AVMM/DMA example release by Intel ?
Is it behave the same? Just want to ensure it only happen in AVST or all PCIe related example in 22.2 

Looking forward to hear back from you.


Regards,

Wincent_C_Intel

alexforencich
Novice
316 Views

I have not tested any of the other cores, as my design uses the AVST version with a custom DMA engine.  Have you been able to replicate the issue in the example designs that Quartus can generate for the PCIe IP cores? 

wchiah
Employee
291 Views

Hi Alex,

 

Apologize for the late reply, I had some problems in navigating your design in Github link provided. 
Is it possible for you to attach your .qar file here ?

Looking forward to hear back from you soon.

Regards,

Wincent_C_Intel

alexforencich
Novice
280 Views

The problem is not reproducible in the PCIe AVST example design?

wchiah
Employee
269 Views

Hi Alex,

 

I am trying to reproduce the PCIe AVST example design in Quartus.
It might take sometime due to limited bandwidth that I have, get back to you soon as possible

Apologize for the inconvenience caused.

 

Regards,

Wincent_C_Intel

wchiah
Employee
259 Views

Hi Alex,

 

I successfully replicate your error on my side, I had escalated this to the engineering team.
I will keep this loop open, It might take some time for them to investigate the issue.

Will update here soon as possible once i get their feedback.


Regards,

Wincent_C_Intel

wchiah
Employee
237 Views

Hi Alex,


I had escalate this issue to engineering, it might take sometime to feedback/investigate.

Will keep update you.


Regards,

Wincent_C_Intel


wchiah
Employee
176 Views

Hi Alex,


I had escalated to engineering, so far no feedback from them yet due to limited bandwidth.

Is there anything else I can help you at the moment?


If not I would like to have your permission to close this forum ticket.

No worries, it is just in procedure only, the forum loop is still open for comment.

Also, I will update here once I got feedback from the engineering team.


Regards,

Wincent_Intel


alexforencich
Novice
168 Views

Seems to me like the ticket should remain open until the issue is resolved, no?  Anyway, I suppose there is a question of the best course of action for the time being.  For now, I am using 22.1.  Do you know if there is a workaround for 22.2?  Or is there not much that can be done until either a patch is released, or the next version of Quartus is released?

wchiah
Employee
145 Views

Hi Alex,

 

Yes you are right, by right this ticket shall remain open until the issue has been solved.

However, I had tried my best to escalate this issue on behave, there is nothing we can do at the moment until the related team find a workaround, so far i don't see any workaround at Quartus 22.2 as well.


Is there anything else that you think I can help you ? If not, can I get your permission to close this loop ?

As I will continue update this forum ASAP once I got the feedback.


Looking forward to hear back from you.

Regards,

Wincent_Intel


wchiah
Employee
90 Views

Hi Alex,

 

The clock will be obtainable in the new release of Quartus version 22.3.

Please try it in the newest version of the Quartus (once available).

Feel free to get back to me if it is still missing.

 

Regards

Wincent_Intel

 

 

Reply