Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14965 Discussions

PCIe ip核,点击"generate example design"生成的tcl使用时报错;

xiaoxu
Beginner
487 Views

您好,

       在使用quartus prime 20.3版本生成ip核时,遇到以下两个问题:

       1)勾选上“simulation”之后,ip核生成不成功;

       2)使用ip核配置界面上的“generate example design”,只会生成一个tcl文件,用该tcl在tcl console界面运行时,tcl的第一行就会报错“Error:"package require -exact qsys 19.1"”。

       

0 Kudos
6 Replies
Rahul_S_Intel1
Employee
466 Views

Hi ,

Kindly sent the generated example design for my review.  So that I can recreate the issue in house, if the issue is valid, I will try to provide solution.

In my point of view, the generated example design should work. 

 

 

xiaoxu
Beginner
462 Views

Thanks for support,look forwards to your test results and solution.

xiaoxu
Beginner
423 Views

I haven't contacted for a long time, how is the test result?

xiaoxu
Beginner
420 Views

Hi,

Attached is the generated example design of  pcie ip core.

Rahul_S_Intel1
Employee
384 Views

From my side , example design is working 

xiaoxu
Beginner
378 Views

您好,

       您是直接生成的example design工程吗?还是生成的tcl,然后由tcl生成example 工程呢?我这边的quartus 使用的是官网上的评估版liscense,不知道是不是这个的影响?

Reply