PLL Reconfiguration mgmt_readdata stays zero after reconfiguration

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

PLL Reconfiguration mgmt_readdata stays zero after reconfiguration

1,048 Views

For PLL reconfiguration, if it's successful, should be able to read 1 from mgmt_readdata. what happened is frequency of each pll channel is changed successful but phases not. then I tried to read the status from pll reconfiguration module. it stays low. Does anybody have a clue what might have happened here and what should I look at to solve it? Thanks!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.