Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

PLL issue

Altera_Forum
Honored Contributor II
‎01-23-2013 03:46 PM
948 Views

I am using cyclone IV E PLL to generate 2.5MHZ, 10MHZ and 40MHZ. 

 

Although all output clocks are good, they are not locked between them. 

 

Is there any settings I can modify to let them locked between them. 

 

Many thanks.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-24-2013 08:51 AM
262 Views

What exactly do you mean by "locked between them"? If they are coming from the same PLL they will be in phase, if this is what you are looking after.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.