Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Pin ~ALTERA_DATA0~ assignment

Altera_Forum
Honored Contributor II
‎09-16-2009 06:39 AM
3,490 Views

Hello! 

 

Currently I'm facing the folling error message (Stratix III, EP3SL70): 

 

Error: Can't place multiple pins assigned to pin location Pin_N21 (IOPAD_X0_Y32_N62) 

Info: Pin USB_DATA[0] is assigned to pin location Pin_N21 (IOPAD_X0_Y32_N62) 

Info: Pin ~ALTERA_DATA0~ is assigned to pin location Pin_N21 (IOPAD_X0_Y32_N62) 

 

Actually, I'm not aware of such a pin (~ALTERA_DATA0~) nor does it show up in the pin planner nor the assignment editor. I did not actively define such a pin. How can I prevent this incident? 

 

Anybody got an idea? 

 

Regards, 

Peter
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-16-2009 07:18 AM
2,503 Views

The assignment is under Device and Pin Options / Dual purpose pins. Here you have to specify "Use as general I/O" for Data[0] and possibly other configuration pins.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-16-2009 07:52 AM
2,503 Views

Works perfectly, thanks! ;-)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.