Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15481 Discussions

Platform Designer Output Mismatch in Simulation Generator

dnortm
Beginner
890 Views

I just created my first Qsys file with my own component and wanted to simulate this design with my own testbench file (Quartus Prime Pro 18.1). When calling "com" in msim_setup.tcl, I get an error saying:

Could not find rdma_10.test_rdma_0_rdma_10_fwzwsoq.

When looking in the generated sim-file, I see this:

... end component test_rdma_0_rdma_10_fwzwsoq_cmp;   for rdma_0 : test_rdma_0_rdma_10_fwzwsoq_cmp use entity rdma_10.test_rdma_0_rdma_10_fwzwsoq; begin   rdma_0 : component test_rdma_0_rdma_10_fwzwsoq_cmp generic map ( IMAGE_MAX_WIDTH => 1024, IMAGE_MAX_HEIGHT => 1024, IMAGE_PITCH => 1024, BURST_BITS => 8 )

The same file, but in the synth-folder looks like this:

end component input_rdma_cmp;   for rdma_0 : input_rdma_cmp use entity rdma_10.input_rdma; begin   rdma_0 : component input_rdma_cmp generic map ( IMAGE_MAX_WIDTH => 1024, IMAGE_MAX_HEIGHT => 1024, IMAGE_PITCH => 1024, BURST_BITS => 8 )

TL;DR: Synthesis works, simulation doesn't. Simulation wants to use "rdma_10.test_rdma_0_rdma_10_fwzwsoq", but this isn't defined anywhere. It should be "rdma_10.input_rdma", like in the synthesis file.

 

Is there some kind of hidden feature or a bug?

 

Thanks in advance, Dominik

0 Kudos
2 Replies
dnortm
Beginner
128 Views

Small update: Found a solution to the upper problem.

 

In the Component Editor one of my three files was marked with the attribute "Top-level file", but the "Top-level Module" field was grey. After clicking on "Analyze HDL files" the "Top-level Module" has been updated and the files have been generated correctly! I'd still say, that this is an undefined behaviour and a bug, but there seems to be a solution for this.

Vicky1
Employee
128 Views

Hi,

It was an issue with v16.1 pro but it has been fixed in v17.1,

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

 

will conform with v18.1pro.

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

 

Reply