- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello!
I tried the Quartus Platform Designerto create an SDRAM-Controller.
I noticed that you need to provide many information about the used chip, like timing constraints, but you don't need to provide the used clock frequency.
Does Quartus assume a certain frequency here, depending on the specified values, or does the Platform Builder recognize the clock that is attached to the generated block?
Thanks
Tim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Tim,
For the SDRAM Controller Intel FPGA IP, the controller can support standard SDRAM as described in PC100 specification by JEDEC.
Basically the spec for clock frequency in running at 100MHz.
You may visit the link below for reference of SDRAM Controller Core.
https://www.intel.com/content/www/us/en/docs/programmable/683130/23-1/core-overview-29412.html
Regards,
Adzim
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I presume you mean Platform Designer. And of course you have to specify clock frequency. It's right on the General tab in the parameter editor. Are you referring to something different?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your answer! It's indeed the platform designer.
I uploaded two screenshots of the tool I mean:
As you can see there is no such frequency input. Just the timings and it magically works.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oh, SDR not DDR. I guess the parameter is not needed because as long as the design meets timing with the clock you feed the controller, it won't be an issue. For DDR, the reference clock and the speed you plan on running the external memory are vital to the design, so they are included as parameters.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Tim,
For the SDRAM Controller Intel FPGA IP, the controller can support standard SDRAM as described in PC100 specification by JEDEC.
Basically the spec for clock frequency in running at 100MHz.
You may visit the link below for reference of SDRAM Controller Core.
https://www.intel.com/content/www/us/en/docs/programmable/683130/23-1/core-overview-29412.html
Regards,
Adzim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Tim,
Is there any further question in this thread?
Regards,
Adzim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As we do not receive any response from you on the previous reply that we have provided, I now transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page