Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17049 Discussions

Please help with the error message(DDIO_OUT)

Altera_Forum
Honored Contributor II
1,432 Views

I got a error message from my code where I was trying to use DDIO_OUT Megafunction: 

DDIO_OUT_CACLK ddio_out_inst( //36 bit 

.datain_h ( {12'd0,1'b0,outGrididx,outVld,outStart,outWd[31:0]} ) , .datain_l ( {12'd0,1'b1,outGrididx,outVld,outStart,outWd[31:0]} ),  

.outclock(oclk), .dataout ( { all_zer0,out_wdclk,out_gridx,out_vld,out_start,out_wd} ) ); 

 

 

 

Error: Output port "DATAOUT" of DDIO_OUT WYSIWYG "gbe_out:FG2_OUT0|DDIO_OUT_CACLK:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_dbj:auto_generated|ddio_outa[33]" has invalid signal-splitter fan-outs. 

Error: Output port "DATAOUT" of DDIO_OUT WYSIWYG "gbe_out:FG2_OUT0|DDIO_OUT_CACLK:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_dbj:auto_generated|ddio_outa[32]" has invalid signal-splitter fan-outs. 

 

Could someone help me on that?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
693 Views

Did you connect the DDIO_OUT to an internal net instead to an output pin?

0 Kudos
Altera_Forum
Honored Contributor II
693 Views

What is 'all_zer0'? Is that what it sounds like, or is this actually connected to output ports?

0 Kudos
Reply