Port property DRIVEN_BY and dummy output ports

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Port property DRIVEN_BY and dummy output ports

1,052 Views

My design has a number of modules with Avalon-ST sinks and sources. None of them use packets for communication. However, it is not possible to connect sources without packet support to, for example, SGDMA sinks. Instead of adding startofpacket and endofpacket ports to the HDL of each module, I tried adding the following lines to my _hw.tcl file:


set_port_property stream_eop DRIVEN_BY 0
set_port_property stream_sop DRIVEN_BY 0

However, Quartus is not happy with this, and the compilation ends with errors:


Error (12002): Port "stream_eop" does not exist in macrofunction "adc_pio_0"
Error (12002): Port "stream_sop" does not exist in macrofunction "adc_pio_0"

Is it really necessary to include the ports in HDL? If so, what is the use of the DRIVEN_BY port property?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.