Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Problem simulating a project with Qsys system instantiated

Altera_Forum
Honored Contributor II
‎02-10-2013 12:43 PM
1,538 Views

Hi, 

I want to simulate a simple project with a Qsys system along with some additional codes inside another top level module. I could simulate with just the codes, but the problem started when i tried to include the Qsys modules inside my project. I have followed some tutorials on Qsys simulation, but they point to using the Qsys system as the top level without using any additional code. So i couldn't get much idea from that too. 

The code compiles normally and when I start simulation with "RTL simulation", modelsim starts and compiles. Afterward when I try to Simulate the Top level module it shows error- 

ModelSim>vsim -voptargs=+acc work.top# vsim -voptargs=+acc work.top # Loading work.top# Loading work.testMemory# ** Error: (vsim-3033) D:/ACT/attempt2/testMemory/simulation/testMemory.v(54): Instantiation of 'testMemory_MemoryBlock' failed. The design unit was not found.# Region: /top/u0# Searched libraries:# D:\Act\attempt2\simulation\modelsim\rtl_work . . . .# ** Error: (vsim-3033) D:/ACT/attempt2/testMemory/simulation/testMemory.v(235): Instantiation of 'altera_reset_controller' failed. The design unit was not found.# Region: /top/u0# Searched libraries:# D:\Act\attempt2\simulation\modelsim\rtl_work# Error loading design  

But I can see the reported modules in the list of libraries..(attached image) 

 

Now I don't know how to add the libraries to "work" group or make the program search in all other libraries beside rtl_work. I am still in the learning phase and this is my first project involving simulation. So I don't know much about the jargon. Also I don't know how to make a tcl file. 

I was hoping someone could help me resolving the issue or give me some pointers to thing that I should be reading.
Preview file
29 KB
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-10-2013 06:33 PM
793 Views

Found the solution.  

Just for the reference of anyone else stumbling at the same thing in the future -  

ww w.alteraforum. com / forum / showthread. php?t=23529
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-10-2013 08:20 PM
793 Views

Although you have found a solution, you may want to look at using Tcl scripts to take care of managing the simulation libraries. 

 

Take a look at this tutorial along with its scripts 

 

http://www.alterawiki.com/wiki/using_the_usb-blaster_as_an_sopc/qsys_avalon-mm_master_tutorial 

 

Cheers, 

Dave
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.