Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15466 Discussions

Problem with 2 cascaded PLL in CycloneV

AGofs
Novice
314 Views

Good afternoon,

I'm trying to cascade two PLL's. Every PLL is fractional.

The first PLL gets Clock=75 MHz at its refclk port.

Then, I'm taking the signal from its cascade_out port and connect it to adjpllin port of second PLL.

First PLL gets RESET='0' constant,the second PLL gets RESET from inverted locked port of first PLL.

Unfortunately, nothing happens during simulation -the outputs of second and first PLL are red.

What is wrong with my cascading? Why simulation doesn't work?

0 Kudos
4 Replies
AGofs
Novice
165 Views

Hi guys,

Do you have something new about this issue?

 

Rahul_S_Intel1
Employee
165 Views

 

Let me recreate the issue and will update you , in mean time kindly reset the first PLL for some period of time then try to obtain the data

Rahul_S_Intel1
Employee
165 Views

Hi ,

I had my simulation in Model sim and found it is wokring

Rahul_S_Intel1
Employee
165 Views

Hi ,

 

 Kindly let me know, if you need further assistance.

Reply