Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15334 Discussions

Problem with Gate level simulation

TRoa
Novice
342 Views

Hi,

I made a simple design for just experimentation. In that design, I instantiated a multiplier from IP catalog(simple multiplier). Then I synthesized. Everything was ok. Then I wrote a testbench and tried to run simulation through native link.

RTL simulation is working just fine.

But when I run gate level simulation, the output of the multiplier is all XXX. Please note that when it asks about timing model, I use the same "slow model", as hinted by the prompt.

What possibly I may be doing wrong?

 

0 Kudos
2 Replies
RichardTanSY_Intel
293 Views

Have you followed the Gate-Level Simulation (NativeLink Flow) as per the user guide?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-tp-simulation.pdf...

TRoa
Novice
293 Views

The problem was timing. The model or the IP was not starting till 4995 ps . So What I did, I regenerated that IP with same specs, but with little less files(this time only with .v files). And problem was solved.

Now, no starting delays and IP is also working with peco seconds accuracy.

Thanks for your replay.

Reply