- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Anyone knows what is the usage of partition merge in quartus cad flow. From the definition in quartus handbook chapter 3 "quartus ii incremental compilation for hierarchical and team-based design", "partition merge stage The Partition Merge step creates a single, complete netlist that consists of post-synthesis netlists, post-fit netlists, and netlists exported from other Quartus II projects, depending on the netlist type that you specify for each partition." It seems like it only speed up the fitter process by reuse-ing the previous post-fit netlist. Is that correct? It didn't do any resource sharing during this stage? Thanks, OTLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You are correct. The idea is to have completed sections of the FPGA saved in partitions so that they don't need to be fitted every time the configuration is built. If you have a timing sensitive design partition that has already been verified, that verification doesn't need to be redone.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I see. Thanks for the clarification, Galfonz. :)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page