Quartus Prime Lite 16.1 : QSYS & Hierarchical Systems (Build 196)

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Quartus Prime Lite 16.1 : QSYS & Hierarchical Systems (Build 196)

1,564 Views

I have recently completed a complex SoC QSYS design and it was implemented as a hierarchical system.

There are a few bugs to watch out for:-

1. Generating the top level does not generate or regenerate the child subsystems - for example, if one changes the address map on the top level problems can occur. Indeed NIOS II EDS can actually target a system that is mismatched to it - the usual solution; the use of a System ID Peripheral does not work, it only works for one subsystem, I think a system ID would be needed on every subsystem.

2. Once the design is made hierarchical QSYS slows to a crawl leading to much frustration!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.