Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 讨论

Quartus : error in compilation

kikoss
新分销商 II
918 次查看

Hello 

 

I receive the following error in compilation : 

 

Error(16812): Verilog HDL error at safety_top_level.sv(178): port connections cannot be mixed ordered and named. Or there might be a trailing comma in named port connection.

 

what can be wrong here ?

kikoss_0-1716908695681.png

 

Thx

Kikoss

 

标签 (1)
0 项奖励
1 解答
sstrell
名誉分销商 III
904 次查看

You don't say which line is line 178, but you're missing a dot in front of rx_in_p.

在原帖中查看解决方案

0 项奖励
2 回复数
sstrell
名誉分销商 III
905 次查看

You don't say which line is line 178, but you're missing a dot in front of rx_in_p.

0 项奖励
kikoss
新分销商 II
901 次查看

THX!

0 项奖励
回复