Quartus9.0 Vs Quartus11.0,some question about the PLL

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Quartus9.0 Vs Quartus11.0,some question about the PLL

923 Views

hello,

I got a project needed a pLL with the 12.8MHz input clock and the 24.576MHz output clock .And I choose ep3c16240c8 as my device.The software is Quartus11.0.

then,the pll setting shows just like followed picture.

http://www.alteraforum.com/forum/attachment.php?attachmentid=12214&stc=1

Actual settings shows that the true clock is 24.58814

then i got the same setting and device in Quartus9.0 .

http://www.alteraforum.com/forum/attachment.php?attachmentid=12215&stc=1

Actual settings shows that the true clock is 24.576

so ,why?and ,could ep3c16240c8's PLL set the magnification as 48/25?

thank you

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.