Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15385 Discussions

Quaruts II connect bus to 2D array-input of block

Altera_Forum
Honored Contributor II
1,086 Views

Hi everyone 

 

My problem may be resolved easily, but I couldn't figure out how to do this and didn't find any solution on google. 

 

I have a block with a 12 x 16 bit array input: 

 

type datain is array (11 downto 0) of std_logic_vector(15 downto 0);  

 

This block is responsible for logging system variables. So it should be possible to connect an arbitrary 16 bit std_logic_vector to one of the 12 input rows of the block. 

 

My problem is, I couldn't find out how to connect one of those signals to one of the inputs of the block. Connecting single bits to a bus is easy, as you can just take a WIRE element and connect vld_bit to input[1]. But how do I connect current[15..0] to input[1][15..0] ? Is there something like a WIRE block for buses? 

 

A minimal example of my problem is attached. 

 

Thank you a lot. 

 

Kind regards, 

AP 

 

https://alteraforum.com/forum/attachment.php?attachmentid=14759&stc=1 https://alteraforum.com/forum/attachment.php?attachmentid=14759&stc=1
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
214 Views

Why not simply try? You'll find out that WIRE and some other primitives do work for busses.

Reply