Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17250 Discussions

Questa simulation hangs (nondeterministic)

c-thaler
New Contributor I
8,815 Views

I run a Questa simulation for an IP core from the command line on a Linux server. Usually, the simulation finishs successfully. But every now and then the simulation hangs.
When it hangs, I can see that the CPU load is 100% but I can't break the simulation by hitting Ctrl-C. The key-press is detected ("# Break key hit") but the simulation won't halt.

Since I use the same seed for random number generation in each run, this seems like nondeterministic behavior.

I have no clue, where this behavior is comming from. Are there any command line options that I can use to get closer to the problem? How can I go one with debugging in such a case?

Labels (1)
0 Kudos
37 Replies
c-thaler
New Contributor I
2,940 Views

I'm now trying to create a Quartus project to run the simulation.

Analysis and synthesis works fine. But it seems that Quartus does not respect the correct compile order for the files when generating the Questa "*_run_msim_rtl_vhdl.do" script. The script tries to compile the architecture of a module before its entity which results in a compiler error.
(I moved the entity compilation call manually before the architecture compilation and it worked then.)

The file order in the QSF file is correct and the same as in "Settings -> Files". How can I force Quartus to keep this order when generating the Questa DO script?

0 Kudos
TingJiangT_Intel
Employee
2,904 Views

Sorry for the delayed response, can you help share the script and specify the lines causing the error. Thanks.


0 Kudos
TingJiangT_Intel
Employee
2,848 Views

Hi there, is there any updates


0 Kudos
c-thaler
New Contributor I
2,836 Views

Hi,

sorry for the late reply, I've been on vacation for 2 weeks.
I attached the generated script to this post. The error is caused by line 14:

 

# ** Error: (vcom-11) Could not find work.th_dnx_simpledualportram.

 

"th_dnx_simpledualportram_bhv_a.vhd" contains the architecture definition of th_dnx_simpledualportram.
However, the entity definition is in "th_dnx_simpledualportram_e.vhd", which is compiled in line 17.

 

I think, this is the wrong compile order.

0 Kudos
TingJiangT_Intel
Employee
2,716 Views

Hi there, thanks for the information. Could you please help specify what steps you do when generating the script.

BTW, you may try to change the files order in the 'setting - files'. Try to move this file to the top of the list to see if it helps.


0 Kudos
c-thaler
New Contributor I
2,683 Views

First, I do "Analysis & Synthesis" for the project. Then I go to "Tools -> Run Simulation Tool -> RTL Simulation". Then Questa comes up and fails while compiling the sources.

 

The file order in "Settings -> Files" is correct. The file order in the script is different than what I see in "Settings -> Files".

0 Kudos
TingJiangT_Intel
Employee
2,558 Views

I see. Could you help provide the project for reproducing the issue? Let me check whether it's a software issue.


0 Kudos
c-thaler
New Contributor I
2,476 Views

I've sent you a mail with a link to our file exchange server. Please download the project from there.

0 Kudos
TingJiangT_Intel
Employee
2,156 Views

Hi there, I have tried to reproduce the issue with the file you provided but failed in the first step and shows the follow message:

Error (12007): Top-level design entity "shipment" is undefined

Seems that some files are missing.


0 Kudos
c-thaler
New Contributor I
2,138 Views

I fixed an issue with the revision name that caused the 12007 error. It should work now. I've sent you a mail with a link to our file exchange server. Please download the project from there.

0 Kudos
lishilton
Novice
2,088 Views

ohh, I get it

0 Kudos
TingJiangT_Intel
Employee
1,913 Views

Hi thaler, Sorry for the delayed response as I just back from leaving. The shared link has expired. Could you please share it again.


0 Kudos
TingJiangT_Intel
Employee
1,883 Views

Hi Thaler, I tried to modify the file as what you showed, but it caused error during simulation as follow:

 ** Error: (vcom-11) Could not find work.th_dnx_genericram.

Can you share the '.do' file works in your side, thanks


0 Kudos
c-thaler
New Contributor I
1,764 Views

I was able to fix the do file. Now the simulation can be run. Please find attached the do file.

Unfortunately Quartus generates absolute paths in it. But if you compare your and my do-file you should be able to do the same changes to yours.

0 Kudos
TingJiangT_Intel
Employee
1,639 Views

I tried your updated example, and it works well. Thanks a lot for your sharing.


0 Kudos
c-thaler
New Contributor I
1,447 Views

Hi TingJiangT,
Any progress on this? Were you able to reproduce the hangups?

0 Kudos
c-thaler
New Contributor I
1,313 Views

It seems like this case has been closed by support. However, I'm still looking for a solution for this issue.

0 Kudos
Reply