Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

REG: PCIE gen3x16

10
Beginner
446 Views

IF ANYONE KNOW HOW CAN I RESOLVE IT?IF ANYONE KNOW HOW CAN I RESOLVE IT?

 

I am using Stratix 10 device in quartus prime pro edition

how can i resolve it ?

 

Thanks,

indirapriya

0 Kudos
6 Replies
Rahul_S_Intel1
Employee
428 Views

Hi ,

 If I am not wrong the above error is for S10 DX device, if you can use the latest version the error will be resolved.

Rahul_S_Intel1
Employee
426 Views

For our tracking purpose may I know which Quartus verion and s10 part no: you are using 

10
Beginner
403 Views

Hi 

I am using latest version of Quartus tool 20.2 and i am using Intel PCIE p tile avmm and i need to access 4 DDR memories from this.

do you have any reference design or P-tile pcie Ip connection ?

device family : stratix 10

part no : 1SD280PT2F55E1VG

Thanks

Rahul_S_Intel1
Employee
387 Views

PCIe + DDR connection reference design , is not published 

10
Beginner
375 Views

Hi ,

I have warning on reset in intel P-tile PCIe avmm.

I have attached snapshot of that 

please resolve it

below pins are having doubt on connect to PCIE 512 bit controller.

pin_perst

core_clkout_ip 

refclk_0

refclk_1

p0_app_clk

 

thanks in advance

Rahul_S_Intel1
Employee
360 Views

Requesting to open a new thread for the above question for our tracking purpose . And I am closing this tread now

Reply