Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

RTL Module Latency

Altera_Forum
Honored Contributor II
799 Views

Hi,  

 

I wrote a (relatively large) RTL module. It's optimized to calculate the square root for fixed point numbers in a very specific parameter range. I've implemented it without any internal state, only using combinatorics. What would be the right way to describe this in the RTL module description? 

 

I would think I have to set IS_STALL_FREE and IS_FIXED_LATENCY to YES. But what about EXPECTED_LATENCY? Is it 0? Or 1? 

 

Thanks,  

Hanno 

 

 

<IS_STALL_FREE value="yes"/> 

<IS_FIXED_LATENCY value="yes"/> 

<EXPECTED_LATENCY value="0"/>
0 Kudos
0 Replies
Reply