Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15334 Discussions

Rapid Compilation never works for my Arria10 project with only change to .stp

RZhen11
New Contributor I
205 Views

20.2 pro, Arria10

Even if I only disable Trigger Enable for single signal, a whole compile is needed.

Always getting the same error when attempting Rapid Recompile.

Error(20279): Rapid Recompile could not locate a design database from a previous compilation on disk. Perform a successful Full Compilation before requesting Rapid Recompile and make sure intermediate snapshot writes are enabled with the Enable Intermediate Fitter Snapshots assignment. 

 

0 Kudos
2 Replies
sstrell
Honored Contributor III
195 Views

As mentioned in the error, have you enabled the creation of the intermediate Fitter snapshots?

Since you're turning something off instead of adding something (like tapping an additional node), it should work.  When you make the change, does the status bar at the top of the .stp file say that you can/should perform a RR to implement the change?

#iwork4intel

RZhen11
New Contributor I
187 Views

Thanks for your attention.

I indeed didn't know "Enable intermediate Fitter Snapshots" needs to be turned on, until FAE pointed out for me.

Now it seems working although it's not real RAPID, only slightly faster for me.

Reply