Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

SDC warning 332174

Altera_Forum
Honored Contributor II
‎10-14-2016 12:58 PM
1,423 Views

Greetings, 

 

I am getting the warning ID 332174 referring to my sdc file: Ignored filter at mobile_ddr_sdram.sdc(70): inst1|OffChipMemoryArbiterAndController_inst|mddr_ctrl_inst|ddr_pll_inst|altpll_component|auto_generated|pll1|clk[3] could not be matched with a clock. 

 

However, looking in TimeQuest Timing Analyzer "Clocks" section, I do indeed see it list that path as a clock: 

 

inst1|OffChipMemoryArbiterAndController_inst|mddr_ctrl_inst|ddr_pll_inst|altpll_component|auto_generated|pll1|clk[3] 

 

In fact, I copied and pasted the exact string into my SDC file. 

 

Any suggestions?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-03-2016 09:01 PM
389 Views

Has anyone ever experienced this? Surely I am not the first.....

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.