Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

SImulation error

Kurtlin
Beginner
250 Views

 

SW in use:

Quartus Prime 20.1.1

University Program VWF 

 

AHDL file:

-- OUTPUT declarations

Dataout[][] = OUTPUT_LATCH_ff[][].q;


Data_OUT1[] = OUTPUT_LATCH_ff[0][].q;
Data_OUT2[] = OUTPUT_LATCH_ff[1][].q;
Data_OUT3[] = OUTPUT_LATCH_ff[2][].q;
Data_OUT4[] = OUTPUT_LATCH_ff[3][].q;

 

when the project is simulated the 

Data_OUTX[] shows the correct waveform

Dataout[][] shows XX

 

any idea why the 2 dimensional bus is not simulating correctly??

 

best regards

Kurt

 

 

 

 

0 Kudos
2 Replies
SyafieqS
Moderator
224 Views

Kurt,


More information needed here. A snapshot of the error message and the simulation if possible?


SyafieqS
Moderator
145 Views

Kurt,


May I know if there is any update regarding my previous request?



Reply