Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15465 Discussions

Selective compilation - Quartus II

TTyag
Beginner
158 Views

Hi,

I am designing my model in Quartus II but since my design has become too big it takes a lot of time to compile. I am running the compilation every time I make even the smallest of changes in a signle block. 

Is it possible to compile only the block which has been modified so I don't have to compile the whole design again and again? If yes, please let me know how.

Thanks in advance.

0 Kudos
1 Solution
sstrell
Honored Contributor III
149 Views

Take a look at the incremental compilation feature.  You set parts of your design as design partitions that you can choose to either compile or lock down at the next compilation.

View solution in original post

1 Reply
sstrell
Honored Contributor III
150 Views

Take a look at the incremental compilation feature.  You set parts of your design as design partitions that you can choose to either compile or lock down at the next compilation.

Reply