Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

SignalTap -> How to know the sampling clock

ldm_as
Novice
269 Views

Hi All,

 

SignalTap -> How to know the sampling clock, which is used in the SignalTap instance for the signals sampling?

 

I'd like to add to the same SignalTap Instance signals, which are timed by different clock domains. How should I handle this? Should I add any synchronization stages in SignalTap?

 

Thank you!

 

 

0 Kudos
1 Reply
RichardTanSY_Intel
114 Views
Reply