Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

SignalTap staus: Not compatible

echen73
Beginner
618 Views

Issue:

In SingalTap, sometime(not always) when I add/remove signals to/from setup window, save-> full-compile-> program device-> Run analysis, the status shows "Not compatible".

How to solve this issue?

0 Kudos
5 Replies
Abe
Valued Contributor II
169 Views

Hi,

 

Can you tell which device you are targeting and the software version being used. Also a brief description / image of the design would be good to debug this.

echen73
Beginner
169 Views

Yes,

Device: Cyclone V: 5CGFC5C6F27C7

Purpose: QI communication

Design:

  • ARM cortex-m0 with peripherals such as: PWM, ASK, FSK, GPIO, UART, with clock enable.
  • clock domain: 1pll(82MHz), 1 system clock(divided by 2, 4, 8; from pll, register out)
echen73
Beginner
169 Views

Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition

GuaBin_N_Intel
Employee
169 Views
How did you program the device after compilation done? Through standalone programmer or in the SignalTap GUI itself. Try to select again the recompiled .SOF before running the signaltap.
echen73
Beginner
169 Views
  1. I program the device through the SignalTap GUI.
  2. When it happens next time I'll try to select again the recompiled .SOF before running the signaltap.
Reply