Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15547 Discussions

Simple Clock Divider -> what's primitive?

ldm_as
Novice
293 Views

Hi All,

 

I need to divide the clock by 2. Should I use PLL for this purpose or there is a simpler primitive, which is able to divide the clock by 2?

 

Thank you!

 

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
113 Views

Hi Dmitry,

 

Presently we don't have any clock primitive, We have to use PLL or dff with inverter to achieve clock divided by 2.

Reference:

https://www.intel.com/content/www/us/en/programmable/quartushelp/19.4/index.htm#hdl/prim/prim_list.h...

 

Regards

Anand

Reply