- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I am a complete beginner and I have a problem. I want to create a Sinus Generator in VHDL with my FPGA Board. The generated sinus should be displayed on the line out. But I have no clue, how to start. Can anybody help me, post the code and explain how I have to assign my pins? Thank You. DonGiacomoLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Hello, I am a complete beginner and I have a problem. I want to create a Sinus Generator in VHDL with my FPGA Board. The generated sinus should be displayed on the line out. But I have no clue, how to start. Can anybody help me, post the code and explain how I have to assign my pins? Thank You. DonGiacomo --- Quote End --- The simplest sine generator is that of clk/2 i.e. just two samples e.g. +1000, -1000 pass it out onto DAC data running at clk speed.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page