Small peeks in ModelSim simulation

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Small peeks in ModelSim simulation

1,121 Views

Dear all,

following problem: I have running a full-adder with a testbench, comming up with a peek in the output signal!

So, it is not a signal from 0 to 1 or 1 to 0 for a certain duration, it is really just a line!

It occurs everytime when 2 of my three input signals change at the same time, meaning:

a: 0 --> 0

b: 0 --> 1

c: 1 --> 0

How can I avoid this? Would this effect outputs on the HW?

Thanks, MW

21 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.