Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14961 Discussions

Stratix 10 SoC Dev kit: Unable to connect Signaltap when HPS is enabled in the sof

HBhat2
New Contributor II
142 Views

Hi,

We are using stratix 10 SoC kit. We enabled HPS along with DDR4 & Transceiver blocks.  In quartus, we have set the "FPGA first configuration" mode (AFTER INIT_DONE). After that,  generated the sof & merged fsbl with sof using  "quartus_cpf" command as mentioned in the below link

https://rocketboards.org/foswiki/Documentation/S10GSRDCompilingHardwareDesign180 Step -5.

Then the merged sof is programmed successfully. After that, we want to monitor soe signals through signaltap. When I open the signaltap, it is asking for reprogram FPGA. Also, in the system console of quartus, Error message is showing that JTAG ID is not matching.

Recompiled with Same project with commented HPS instantiation. With this sof is programmed & able to see the DDR4 calibration status & transciever calibration status through JTAG.

So, I am seeing the issue with signaltap when HPS is enabled. Whether this is known issue & any work around is suggested for this kind of behaviour?

With regards,

HPB

0 Kudos
1 Reply
JohnT_Intel
Employee
132 Views

Hi,


Have you check if the CONF_DONE pin is high? Is the HPS FSBL loaded? The reason is that if the FSBL is not booted then it will impact the SignalTap detection.


Reply