Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Stratix IV DIFFOUT

sssoooaaa
Beginner
146 Views

企业微信截图_1604655566946.png

as the photo shows,I want know can DIFFOUT configured as LVDS input?

0 Kudos
3 Replies
AminT_Intel
Employee
127 Views

Hello,

 

May I know the part number Are you using SERDES IP?

 

If yes, there are limitations that you have to follow. If you do not have enough Tx channel you can concert Rx channel to Tx.

 

If you are not using SERDES, can check in Quartus if this can be assigned as GPIO and if this GPIO can be assigned as LVDS IO standard. 

sssoooaaa
Beginner
116 Views

Hello,

Thanks,AminT.

I think the question I asked is wrong.

When designing the board, I connected the input signal to DIFFIO_TX and DIFFIO RX, and finally observed that B has a signal, and DIFFIO_TX has no signal. So I wonder if DIFFIO_TX can be configured as LVDS INPUT like DIFFIO RX, through primitives or other way.

 

AminT_Intel
Employee
107 Views

Hello,

 

Yes, since these pins are available as user I/O pins. 

Reply