SystemVerilog "unique if" not supported in Quartus?

[Altera_Forum]

It seems like Quartus 16.0 will choke on SystemVerilog "unique if" statements. Could somebody else confirm this, or are there additional SystemVerilog options which can be set in order to support it? 

 Thanks!

[Altera_Forum]

Q16.0 only supports the following SV constructs: 

http://quartushelp.altera.com/16.0/index.htm#hdl/vlog/vlog_list_sys_vlog.htm

[Altera_Forum]

Quartus Prime Pro(which I believe only supports Arria 10) has a new front end HDL interpreter that supports a lot more than the old one. I don't have exact details on what it supports, but would expect this to be supported.

[Altera_Forum]

--- Quote Start ---  Q16.0 only supports the following SV constructs: http://quartushelp.altera.com/16.0/index.htm#hdl/vlog/vlog_list_sys_vlog.htm  --- Quote End ---    Thanks!  That says "Supported (unique/priority supported only on case statements)" which basically means that unique if is not supported.

[Altera_Forum]

Good point. I'll have to check that out.