Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15340 Discussions

The output from the LPM counter get unexpected values.

Bob_Yang
Beginner
355 Views

I encounter a tricky problem during doing my project. Following is the diagram for the stopwatch_v2, the problem is the counter increases by more than 1 per second (the number output from the counter is 0, 5, 10, 15...), it should increase by 1 per second. I did something wrong? Thanks!

 

Following are the diagram and VHDL code of LPM_Counter_4Bit:

0 Kudos
6 Replies
KhaiChein_Y_Intel
153 Views

Hi,

 

Can you share the design.qar and simulation test bench?

 

Thanks.

Bob_Yang
Beginner
153 Views

Hi, please refer to the archived file: Project.qar, and the platform I used is an Altera DE1 Board based on Cyclone® II (specification)

 

 

KhaiChein_Y_Intel
153 Views

Hi,

 

What simulation tool you are using? I couldn't find the testbench file in the design. Could you share the steps?

 

Thanks.

 

Bob_Yang
Beginner
153 Views

Hi, the outcome of simulation is correct. I encounter this issue as long as I run it on the board.

KhaiChein_Y_Intel
153 Views

Hi,

 

The simulation ensures the correct functionality of the logic in the design. Upon checking, the design has both setup and hold timing violation. I could not find any sdc file in the project. You have to specify initial timing constraints that describe the clock characteristics, timing exceptions, and signal transition arrival and required times. When your design is free of timing violations, you can be confident that the logic will operate as intended in the target device.

 

You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_timequest_cookbo... for the SDC constraints

Thanks.

KhaiChein_Y_Intel
153 Views

Hi,

 

May I know if you have any updates?

 

Thanks.

Reply