Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15468 Discussions

Timing Analysis False Paths Question

BTayl147
Beginner
242 Views

I just had a quick question about False Paths maybe someone could answer?  When I generate a report for unconstrained paths and view the  "Unconstrained Input Port Paths" I have a report like the picture below.

Input.PNG 

You can see the paths are not associated with a clock.  Is this where you would use False Paths for proper constraining?  If not could you point me in the proper direction?

 

Thanks in advance for the help!

 Brandon

0 Kudos
1 Solution
sstrell
Honored Contributor III
236 Views

Yes.  If these are asynchronous inputs (DIP switches for sure looking at the top of your report), you would false path them:

set_false_path -from [get_ports DIP_DATA*]

for example.

#iwork4intel

View solution in original post

2 Replies
sstrell
Honored Contributor III
237 Views

Yes.  If these are asynchronous inputs (DIP switches for sure looking at the top of your report), you would false path them:

set_false_path -from [get_ports DIP_DATA*]

for example.

#iwork4intel

BTayl147
Beginner
203 Views

sstrell,

 

Thank-you for your help!  That's what I will do.

 

Have a good day!

Brandon

Reply