Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16690 Discussions

Timing Analysis False Paths Question

BTayl147
Beginner
1,133 Views

I just had a quick question about False Paths maybe someone could answer?  When I generate a report for unconstrained paths and view the  "Unconstrained Input Port Paths" I have a report like the picture below.

Input.PNG 

You can see the paths are not associated with a clock.  Is this where you would use False Paths for proper constraining?  If not could you point me in the proper direction?

 

Thanks in advance for the help!

 Brandon

0 Kudos
1 Solution
sstrell
Honored Contributor III
1,127 Views

Yes.  If these are asynchronous inputs (DIP switches for sure looking at the top of your report), you would false path them:

set_false_path -from [get_ports DIP_DATA*]

for example.

#iwork4intel

View solution in original post

0 Kudos
2 Replies
sstrell
Honored Contributor III
1,128 Views

Yes.  If these are asynchronous inputs (DIP switches for sure looking at the top of your report), you would false path them:

set_false_path -from [get_ports DIP_DATA*]

for example.

#iwork4intel

0 Kudos
BTayl147
Beginner
1,094 Views

sstrell,

 

Thank-you for your help!  That's what I will do.

 

Have a good day!

Brandon

0 Kudos
Reply