Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16597 Discussions

Tracing low level signals in Altera's native simulator in Quartus II Version 9.0

OOrte
Beginner
‎08-24-2018 08:49 PM
934 Views

I have an old project that I have to fix and picking up form someone else. I have a stimulus file (.vwf) that I simulate. When I run it using the Quartus II simulator the resulting waveform window comes up but I only get the top level input/output pins. How can I tell the simulator to trace and display internal net in modules in the schematic below the ​top level.

 

 The design is in schematic format with some AHDL module.

 

Thanks,

Oscar

0 Kudos

Link Copied

1 Reply
OOrte
Beginner
‎08-24-2018 09:28 PM
237 Views

I forgot to mention I am trying to run a functional simulation of the design.​

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.