Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15340 Discussions

Tracing low level signals in Altera's native simulator in Quartus II Version 9.0

OOrte
Beginner
788 Views

I have an old project that I have to fix and picking up form someone else. I have a stimulus file (.vwf) that I simulate. When I run it using the Quartus II simulator the resulting waveform window comes up but I only get the top level input/output pins. How can I tell the simulator to trace and display internal net in modules in the schematic below the ​top level.

 

 The design is in schematic format with some AHDL module.

 

Thanks,

Oscar

0 Kudos
1 Reply
OOrte
Beginner
91 Views

I forgot to mention I am trying to run a functional simulation of the design.​

Reply