Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16606 Discussions

USE_SVM_API in "Vector_add" example

Altera_Forum
Honored Contributor II
‎12-29-2017 06:32 PM
1,256 Views

Hi everyone, 

I was trying to examinate the example "Vector_add" available on "https://www.altera.com/support/support-resources/design-examples/design-software/opencl/vector-addition.html and I would like to say what "USE_SVM_API" stands for. Thanks for your help. 

 

Best regards 

 

Marco Montini
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-30-2017 12:35 PM
332 Views

It probably stands for "Shared Virtual Memory".

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-30-2017 03:45 PM
332 Views

Ok, I know it is the acronym for "Shared Virtual Memory" but I don't know this syntax and I don't find it in the user's guides. Thanks for your help.  

 

Best Regards 

 

Marco Montini
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.