Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15555 Discussions

USE_SVM_API in "Vector_add" example

Altera_Forum
Honored Contributor II
1,087 Views

Hi everyone, 

I was trying to examinate the example "Vector_add" available on "https://www.altera.com/support/support-resources/design-examples/design-software/opencl/vector-addit... and I would like to say what "USE_SVM_API" stands for. Thanks for your help. 

 

Best regards 

 

Marco Montini
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
163 Views

It probably stands for "Shared Virtual Memory".

Altera_Forum
Honored Contributor II
163 Views

Ok, I know it is the acronym for "Shared Virtual Memory" but I don't know this syntax and I don't find it in the user's guides. Thanks for your help.  

 

Best Regards 

 

Marco Montini
Reply